

Notice of References Cited	Application/Control No. 10/709,361		Applicant(s)/Patent Under Reexamination FOREMAN ET AL.	
	Examiner Toan M. Le		Art Unit 2863	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,772,402	08-2004	Mortensen, Michael Peter	716/6
	B	US-6,789,223	09-2004	Fetherson, R. Scott	714/738
	C	US-6,237,127	05-2001	Craven et al.	716/6
	D	US-6,240,542	05-2001	Kapur, Rajiv	716/12
	E	US-6,553,550	04-2003	Menegay et al.	716/6
	F	US-6,442,741	08-2002	Schultz, Richard T.	716/6
	G	US-6,807,509	10-2004	Bourdin et al.	702/125
	H	US-6,886,152	04-2005	Kong, Raymond	716/16
	I	US-6,799,308	09-2004	You et al.	716/6
	J	US-5,726,902	03-1998	Mahmood et al.	716/6
	K	US-6,536,024	03-2003	Hathaway, David J.	716/6
	L	US-6,910,194	06-2005	Mielke et al.	716/6
	M	US-6,745,376	06-2004	Fredrickson, Mark S.	716/6

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Orshansky et al., A General Probabilistic Framework for Worst Case Timing Analysis, DAC 2002, Pages 556-561
	V	Devgan et al., Block-Based Static Timing Analysis with Uncertainty, ICCAD 2003, Pages 607-614
	W	McGeer et al., Timing Analysis and delay-Fault Test Generation Using Path-Recursive Functions, 1991 IEEE, Pages 180-183
	X	Blaauw et al., Slope Propagation in Static Timing Analysis, October 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 10, Pages 1180-1195

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.